JTAG

Joint Test Action Group standard (IEEE 1149.1) for chip-level debugging. The test access port left on a phone's PCB lets a forensic tool read the NAND through the SoC without removing the chip. Soldering forensic adapters to test points on the board is the practical entry point.